

September 1986 Revised July 2001

DM7486

Quad 2-Input Exclusive-OR Gate


General Description

This device contains four independent gates each of which performs the logic exclusive-OR function. $\label{eq:contains}$

Ordering Code:

Order Number	Package Number	Package Description			
DM7486N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Connection Diagram



Function Table

Inp	Output	
Α	A B	
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

 $\textbf{Y} = \textbf{A} \, \oplus \, \textbf{B}$

H = HIGH Logic Level L = LOW Logic Level

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-0.8	mA
I _{OL}	LOW Level Output Current			16	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max	2.4	3.4		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$				
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max		0.2	0.4	٧
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$			0.4	
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μА
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
Ios	Short Circuit Output Current	V _{CC} = Max (Note 3)	-18		-55	mA
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max (Note 4)		30	50	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max (Note 3)(Note 5)		36	57	mA

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.

Note 4: I_{CCH} is measured with all outputs open, one input of each gate at 4.5V, and the other inputs grounded.

Note 5: I_{CCL} is measured with all outputs open, and all inputs at ground.

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	$C_L = 15 \text{ pF}, R_L = 400\Omega$		Units
			Min	Max	Onno
t _{PLH}	Propagation Delay Time	Other Input LOW		23	ns
	LOW-to-HIGH Level Output			23	
	Propagation Delay Time			17	ns
	HIGH-to-LOW Level Output				
t _{PLH}	Propagation Delay Time	Other Input HIGH		30	ns
	LOW-to-HIGH Level Output			30	115
	Propagation Delay Time			22	ns
	HIGH-to-LOW Level Output			22	115

Physical Dimensions inches (millimeters) unless otherwise noted 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 + 0.010 (6.350±0.254) PIN NO. 1 IDENT PIN NO. 1 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ $\frac{0.300 - 0.320}{(7.620 - 8.128)}$ 0.065 0.145 - 0.2000.060 4° TYP Optional (1.651) (1.524) (3.683 - 5.080)0.008 - 0.016 TYP 95° ± 5° 0.020 (0.203 - 0.406)(0.508) MIN 0.125 - 0.150 0.075 ± 0.015 (3.175 - 3.810) 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 -- 0.023 TYP $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$ 0.325 ^{+0.040} -0.015 $8.255 + 1.016 \\ -0.381$

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N14A (REV F)